{-|
Copyright  :  (C) 2017-2018, Google Inc
                  2019     , Myrtle Software
License    :  BSD2 (see the file LICENSE)
Maintainer :  Christiaan Baaij <christiaan.baaij@gmail.com>

PLL and other clock-related components for Intel (Altera) FPGAs
-}

{-# LANGUAGE FlexibleContexts #-}

module Clash.Intel.ClockGen
  ( altpll
  , alteraPll
  ) where

import Clash.Clocks           (Clocks (..))
import Clash.Promoted.Symbol  (SSymbol)
import Clash.Signal.Internal
  (Signal, Clock, Reset, KnownDomain (..))


-- | A clock source that corresponds to the Intel/Quartus \"ALTPLL\" component
-- (Arria GX, Arria II, Stratix IV, Stratix III, Stratix II, Stratix,
--  Cyclone 10 LP, Cyclone IV, Cyclone III, Cyclone II, Cyclone)
-- with settings to provide a stable 'Clock' from a single free-running input
--
-- Only works when configured with:
--
-- * 1 reference clock
-- * 1 output clock
-- * a reset port
-- * a locked port
--
-- You must use type applications to specify the output clock domain, e.g.:
--
-- @
-- -- outputs a clock running at 100 MHz
-- altpll @@"50MHzDom" @@"100MHzDom" (SSymbol @@"altpll50to100") clk50 rst
-- @
altpll
  :: forall domOut domIn name
   . (KnownDomain domIn, KnownDomain domOut)
  => SSymbol name
  -- ^ Name of the component instance.
  --
  -- Instantiate as follows:
  --
  -- > SSymbol @"altPLL50"
  -> Clock domIn
  -- ^ Free running clock (i.e. a clock pin connected to a crystal)
  -> Reset domIn
  -- ^ Reset for the PLL
  -> (Clock domOut, Signal domOut Bool)
  -- ^ (Stable PLL clock, PLL lock)
altpll :: SSymbol name
-> Clock domIn -> Reset domIn -> (Clock domOut, Signal domOut Bool)
altpll !SSymbol name
_ = KnownDomain domIn => SDomainConfiguration domIn (KnownConf domIn)
forall (dom :: Domain).
KnownDomain dom =>
SDomainConfiguration dom (KnownConf dom)
knownDomain @domIn SDomainConfiguration domIn (KnownConf domIn)
-> (Clock domIn
    -> Reset domIn -> (Clock domOut, Signal domOut Bool))
-> Clock domIn
-> Reset domIn
-> (Clock domOut, Signal domOut Bool)
forall a b. a -> b -> b
`seq` KnownDomain domOut =>
SDomainConfiguration domOut (KnownConf domOut)
forall (dom :: Domain).
KnownDomain dom =>
SDomainConfiguration dom (KnownConf dom)
knownDomain @domOut SDomainConfiguration domOut (KnownConf domOut)
-> (Clock domIn
    -> Reset domIn -> (Clock domOut, Signal domOut Bool))
-> Clock domIn
-> Reset domIn
-> (Clock domOut, Signal domOut Bool)
forall a b. a -> b -> b
`seq` Clock domIn -> Reset domIn -> (Clock domOut, Signal domOut Bool)
forall t (domIn :: Domain).
(Clocks t, KnownDomain domIn, ClocksCxt t) =>
Clock domIn -> Reset domIn -> t
clocks
{-# NOINLINE altpll #-}

-- | A clock source that corresponds to the Intel/Quartus \"Altera PLL\"
-- component (Arria V, Stratix V, Cyclone V) with settings to provide a stable
-- 'Clock' from a single free-running input
--
-- Only works when configured with:
--
-- * 1 reference clock
-- * 1-16 output clocks
-- * a reset input port
-- * a locked output port
--
-- The number of output clocks depend this function's inferred result type. An
-- instance with a single and double output clock can be instantiated using:
--
-- @
-- (outClk, pllLocked) = alteraPll clk rst
-- @
--
-- and
--
-- @
-- (outClk1, outClk2, pllLocked) = alteraPll clk rst
-- @
--
-- respectively.
alteraPll
  :: (Clocks t, KnownDomain domIn, ClocksCxt t)
  => SSymbol name
  -- ^ Name of the component instance.
  --
  -- Instantiate as follows:
  --
  -- > SSymbol @"alteraPLL50"
  -> Clock domIn
  -- ^ Free running clock (i.e. a clock pin connected to a crystal)
  -> Reset domIn
  -- ^ Reset for the PLL
  -> t
alteraPll :: SSymbol name -> Clock domIn -> Reset domIn -> t
alteraPll !SSymbol name
_ = Clock domIn -> Reset domIn -> t
forall t (domIn :: Domain).
(Clocks t, KnownDomain domIn, ClocksCxt t) =>
Clock domIn -> Reset domIn -> t
clocks
{-# NOINLINE alteraPll #-}